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Hardware Implementation of Lossless Adaptive Compression 
of Data From a Hyperspectral Imager
Implementation uses a new version of the algorithm that targets pushbroom-type imagers 
in order to be suitable for use on satellites.
NASA’s Jet Propulsion Laboratory, Pasadena, California 
Efficient onboard data compression
can reduce the data volume from hyper-
spectral imagers on NASA and DoD
spacecraft in order to return 
as much imagery as possible through
constrained downlink channels. Lossless
compression is important for signature
extraction, object recognition, and fea-
ture classification capabilities. To pro-
vide onboard data compression, a hard-
ware implementation of a lossless
hyperspectral compression algorithm
was developed using a field programma-
ble gate array (FPGA). The underlying
algorithm is the Fast Lossless (FL) com-
pression algorithm reported in “Fast
Lossless Compression of Multispectral-
Image Data” (NPO-42517), NASA Tech
Briefs, Vol. 30, No. 8 (August 2006), p. 26
with the modification reported in “Loss-
less, Multi-Spectral Data Comressor for
Improved Compression for Pushbroom-
Type Instruments” (NPO-45473), NASA
Tech Briefs, Vol. 32, No. 7 (July 2008) p.
63, which provides improved compres-
sion performance for data from push-
broom-type imagers. An FPGA imple-
mentation of the unmodified FL 
algorithm was previously developed and
reported in “Fast and Adaptive Lossless
Onboard Hyperspectral Data Compres-
sion System” (NPO-46867), NASA Tech
Briefs, Vol. 36, No. 5 (May 2012) p. 42.
The essence of the FL algorithm is adap-
tive linear predictive compression using
the sign algorithm for filter adaption.
The FL compressor achieves a combina-
tion of low complexity and compression
effectiveness that exceeds that of state-
of-the-art techniques currently in use.
The modification changes the predictor
structure to tolerate differences in sensi-
tivity of different detector elements, as
occurs in pushbroom-type imagers,
which are suitable for spacecraft use.
A radiation-hard transponder was de-
veloped utilizing submicron/nan o -
technology from IBM. The device con-
sumes low power and has a low
fabrication cost. This device utilizes a
Plug-and-Play concept, and can be inte-
grated into intra-satellite networks, sup-
porting SpaceWire and Gigabit Ethernet
I/O. A space-qualified, 100-pin package
also was developed, allowing space-qual-
ified (class K) transponders to be deliv-
ered within a six-month time frame. 
The novel, optical, radiation-tolerant
transponder was implemented as a
standalone board, containing the
transponder ASIC (application specific
integrated circuit) and optical module,
with an FPGA (field-programmable gate
array) friendly parallel interface. It fea-
tures improved radiation tolerance;
high-data-rate, low-power consumption;
and advanced functionality. The
transponder utilizes a patented current-
mode logic library of radiation-hard-
ened-by-architecture cells. The transpon-
der was developed, fabricated, and rad-
hard tested up to 1 MRad. It was fabri-
cated using 90-nm CMOS (complemen-
tary metal oxide semiconductor) 9 SF
process from IBM, and incorporates full
BIT circuitry, allowing a loop back test. 
The low-speed parallel LVCMOS (low-
voltage complementary metal oxide
semiconductor) bus is compatible with
Actel FPGA. The output LVDS (low-volt-
age differential signaling) interface op-
erates up to 1.5 Gb/s. Built-in CDR
(clock-data recovery) circuitry provides
robust synchronization and incorpo-
rates two alarm signals such as synch loss
and signal loss. The ultra-linear peak de-
tector scheme allows on-line control of
the amplitude of the input signal. Power
consumption is less than 300 mW.
The developed transponder with a
1.25 Gb/s serial data rate incorporates a
10-to-1 serializer with an internal clock
multiplication unit and a 10-1 deserial-
izer with internal clock and data recov-
ery block, which can operate with 8B10B
encoded signals. Three loop-back test
modes are provided to facilitate the
built-in-test functionality. The design is
based on a proprietary library of differ-
ential current switching logic cells im-
plemented in the standard 90-nm
CMOS 9SF technology from IBM. The
proprietary low-power LVDS physical in-
terface is fully compatible with the
SpaceWire standard, and can be directly
connected to the SFP MSA (small form
factor pluggable Multiple Source Agree-
ment) optical transponder. The low-
speed parallel interfaces are fully com-
patible with the standard 1.8 V CMOS
input/output devices. The utilized pro-
prietary annular CMOS layout structures
provide TID tolerance above 1.2 MRad.
The complete chip consumes less than
150 mW of power from a single 1.8-V
positive supply source.
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Transponder features low power and low fabrication cost.
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